Abstract-We report on the design of efficient cache Controller suitable for Cache Memory use in FPGAbased processors Cache systems are on-chip memory elements used to store data that are frequently referenced by programs. The advantage of storing data in cache, as compared to RAM, is that it has faster retrieval times, but it has the disadvantage of on-chip energy consumption. A cache-decay interval is the amount of time a cache element holds unreferenced data before being turned off (cleared). Semiconductor memory which can operate at speeds comparable with the operation of the processor exists; it is not economical to provide all the main memory with very high speed semiconductor memory. The problem can be alleviated by introducing a small block of high speed memory called a cache between the main memory and the processor.
INTRODUCTION
To meet the growing needs of computing power, communication speed and performance requirements demanded by today's applications, processor clock speed has to be increased. However, increasing clock speed is not viable due to heat dissipation and power consumption constraints. There are Many algorithms proposed by researcher for improvement in time speed and reduces in power consumption. The proposed system is modeled using design of cache controller. Due to the design of Cache Controller The data processing capabilities of a processor (also at times termed as processor speed) have been increased at a much faster rate when compared to the memory performance or speed in recent years. This trend can be analyzed by looking at the time to performance graph shown as Moore's law effect in figure.
In this new generation, the processors are having very large main memory access latency and it has been predicted that it will be increased further
The advantage of such a model is its simplicity, as cache coherency mechanisms are not required despite this potential limitation; we use the shared memory model as the basis of our initial investigation, with our results being applicable (in future) multi-cache scenarios. The advantage of storing data on cache, as compared to RAM, is that it has faster retrieval times, but it has disadvantage of on-chip energy consumption. This paper deals with the design of efficient cache memory for detecting miss rate in cache memory and less power consumption. This cache memory may used in future work to design FPGA based cache controller.
I. SYSTEM ARCHITECTURE
Cache controller that communicates between microprocessor and cache memory to carry out memory related operations. The functionality of the design is explained below. Cache controller receive address that microprocessor wants to access Cache controller looks for the address in L1 cache. If address present in L1 cache the data from is provided to microprocessor via data bus. If the address not found in L1 cache then cache miss will occur. Cache controller then looks same address in cache L2. If address present in L2 cache the data from location is provided to microprocessor. The same data will replace in cache L1. If the address not found in L2 cache then cache miss will occur. In our paper work we designed cache memory(L1) for detecting miss rate in cache memory and less power consumption and To track cache miss in cache memory we designed cache controller
Fig1. System Architecture

II. CACHE MEMORY
Cache memory is closest to the processor and fastest of all other memories. It is used to store the instructions or data which are frequently required by the processor. It has the highest level in the memory hierarchy. Whenever there is any request from the processor to read or write, cache memory is referenced first. Cache systems are onchip memory element used to store data. Cache memory is used to increase the data transfer rate between processor and main memory .The cache has to be designed such that the data required by the processor should be readily available in it. The time required to access cache should be minimum as well. While designing the cache, few steps have to be followed as shown in figure 2.
Fig2. Cache Design Steps
A .Write Operation of Cache Memory
During write operation, if there is a hit from any way, then the set corresponding to that particular way will be selected with the help of index bits e.g. if the index bits of the 12 bit address line is 0000, set number 0 will be selected. If it is a miss, the way will be selected randomly by using a counter as the replacement method. Also as the line size of cache is 16 bytes, where to write in the cache is obtained with the help of block offset bits e.g. if the block offset is 0001, the data would be written to the location of second byte from the right.
B. Read Operation of Cache Memory
While reading the cache all the four ways will be enabled. The set, from where the data has to be read, is selected, with the help of index bits extracted from the address bits coming from the processor. The byte which has to be read is selected with the help of block offset bits. Tags present in each way will be compared with the tag bits of the address coming from the processor. Comparator is used for comparing the tag. If the same tag is present in any way of the cache, it is ahit. The data will be fetched from the location corresponding to that particular tag and will be provided to the processor. If the tag is not presentin the cache, it is a miss and the data has to be brought from the main memory.
III. CACHE CONTROLLER
To reduced cache miss we designed cache controller as shown in figure 8 . Cache controller is designed on the basis of locality of the reference. spatial locality of the reference means Given an access to a particular location in memory, there is a high probability that other accesses will be made to either that or neighboring locations within the lifetime of the program. if requested address is missing then cache controller generate the address range. This address range is nothing but the neighboring addresses of miss requested address. This address range given to the microprocessor by cache controller to replace addresses between this range into cache tag memory. This will reduce the cache misses
The cache controller State diagram designed here consists of 8 states as shown in figure 3 . Description of each state is as follows:
A. Reset
It is the initial state of the cache controller. In this state, all the enable inputs to cache as well as main memory are set to zero. All the controlling output from the cache controller will be reset. No operation is performed in this state.
B. Request from Processor
Whenever there is any request from the processor to access the memory, cache controller will check whether it is a read request or write request. Depends upon the request, the controller will jump to the desired state.
C. Read Cache
If there is a read request, the cache controller will jump to this state. In this state the cache controller will check whether the data is present in cache or not. If data is present in the cache, then the data will be provided to the processor. In case the data is not present in it, the International Conference on Science and Engineering for Sustainable Development (ICSESD-2017) (www.jit.org.in 
D. Read from Main Memory
If there is a miss during read operation, the cache controller will jump to this state. In this state, the cache controller will fetch data from the main memory and jump to the next state i.e. bring data from main memory to cache.
E. Provide Data to Processor
In this state, the cache controller will provide the required data to the processor from the cache memory.
F. Write Cache
The cache controller will jump to this state whenever there is a write request from the memory and the required location is available in cache i.e. write hit. In this state, the data will be written in the cache. After writing data in cache, Cache controller will jump to next state i.e. write to main memory.
G. Write From Memory
Cache controller will jump to this state in two cases i.e. when there is write hit or when there is write miss in cache. In case of write hit, the controller will jump to this state after writing the data into cache as the main memory have to be updated using write through policy. In cache of write miss, the data will be directly written to the main memory without affecting the cache.
IV. CONCLUSION
In this paper, addresses the problem of controlling the cache decay in cache memory systems by tracking a reference value of induced miss rates. we have presented design of cache memory on FPGA for detecting cache miss and design of cache controller for tracking induced cache miss in cache memory. Such an approach would be of great utility to many modern embedded applications, for which both high-performance and low-power are of great importance. This cache memory and cache controller may used in FPGA based processors.
